Added module containing new register address representations, added chip mode init/reset
This commit is contained in:
parent
3177bad09f
commit
ce36644d9c
7 changed files with 43 additions and 9 deletions
|
|
@ -37,8 +37,8 @@ impl<Spi: FullDuplex<u8>, ChipSelect: OutputPin> ActiveBus for ActiveFourWire<Sp
|
|||
type Error = FourWireError<Spi::Error, ChipSelect::Error>;
|
||||
fn transfer_frame<'a>(
|
||||
&mut self,
|
||||
address: u16,
|
||||
block: u8,
|
||||
address: u16,
|
||||
is_write: bool,
|
||||
data: &'a mut [u8],
|
||||
) -> Result<&'a mut [u8], nb::Error<Self::Error>> {
|
||||
|
|
|
|||
Loading…
Add table
Add a link
Reference in a new issue